PROJECTENGRAM

COMBINATIONAL CIRCUIT - DECODER

Tags: #◇Computer Science #◇CSARCH1 #◇Computer Architecture #◇Combinational Circuits #◇Combinational Circuit - Decoder


Combinational Circuit - Decoder

◇Overview

This sub-module discusses how to implement combinational circuits using decoders.
Objective: Learn how to implement combinational circuits using decoders.

◇Definitions

Decoders:

  • A combinational circuit that converts binary information from nn input lines to a maximum of 2n2^n unique output lines.
  • If nn-bit coded information has unused combinations, the decoder may have fewer than 2n2^n outputs.
  • Decoders generate 2n2^n (or fewer) minterms of nn input variables.
  • In general, decoders are called nn-to-mm-line decoders, where m≤2nm \le 2^n.
  • Example: A three-to-eight-line decoder decodes 3 input variables into eight output lines (each representing one of the minterms).

◇Types of Decoders

Positive Output Decoder

A circuit capable of accepting an nn-variable input and generating the corresponding output signal in one of the 2n2^n output lines.

  • For each possible input combination, there are outputs that are equal to 0 and only one that is equal to 1.

Negative Output Decoder

A circuit capable of accepting an nn-variable input and generating the corresponding output signal in one of the 2n2^n output lines.

  • The active output is 0, while all other outputs are 1.

◇Guidelines in Implementing Functions Using Decoders

  • Positive Input, Positive Output:
    • ∑\sum: use OR gate
    • ∏\prod: use NOR gate
  • Positive Input, Negative Output:
    • ∑\sum: use NAND gate
    • ∏\prod: use AND gate

◇Combinational Logic Implementation using Decoders

A decoder provides the 2n2^n minterms of nn input variables.
Example: Implementation of a full-adder with a decoder.

◇Decoders with Enable Inputs

Example: Two-to-four-line decoder (constructed with NAND gates) with an enable input.

  • Circuit has complemented outputs.
  • Circuit is disabled when Enable (E) is equal to 1, regardless of the values of the other two inputs.

◇Forming Larger Decoders

Decoders can be combined to form larger ones.
Example: 4-to-16-line decoder constructed with two 3-to-8-line decoders.

  • When w=0w = 0, the top decoder is enabled.
  • When w=1w = 1, the bottom decoder is enabled.

Additional Note:
A decoder with an enable input can function as a demultiplexer (a circuit that receives information from a single line and directs it to one of 2n2^n possible output lines).

  • ww is taken as the data input.
  • x,y,x, y, and zz are taken as the selection inputs.

◇References & Navigation

CONFIRMATION // 理解度の確認

ACTIVE RECALL VERIFICATION

Select an answer to verify conceptual comprehension and reveal the technical rationale.

Q1

A combinational circuit that converts binary information from n input lines to a maximum of 2^n output lines is called a:

Q2

How many output lines does a three-to-eight-line decoder have?

Q3

In a standard positive output decoder, how many outputs are active (equal to 1) for any valid input combination?

Q4

A decoder generates what specific terms of the input variables?

Q5

When implementing a Boolean function with a positive input/positive output decoder, which logic gate is used to combine the minterms?

Q6

In a negative output decoder, what is the output state of the selected line?

Q7

When constructing a larger 4-to-16-line decoder using two 3-to-8-line decoders, how is the most significant bit (w) typically utilized?

Q8

A decoder with an enable input can also function as a:

Q9

If implementing a positive input/negative output function using a sum of products (SOP), which gate should collect the decoder outputs?

Q10

For a 2x4 decoder, what is the logical expression for the output m3 if the inputs are x and y?